

Inventors: HONGZHOU LIU et al.

"METHOD AND APPARATUS FOR QUANTIFYING TRADEOFFS FOR MULTIPLE COMPETING GOALS IN CIRCUIT DESIGN"

Attorney Docket No.: 2879-030565 Application No. 10/652,018



1/10




FIG. 1

Inventors: HONGZHOU LIU et al.

"METHOD AND APPARATUS FOR QUANTIFYING TRADEOFFS FOR MULTIPLE COMPETING GOALS IN CIRCUIT DESIGN"

Attorney Docket No.: 2879-030565 Application No. 10/652,018

2  
—  
10

FIG. 2

DEVICE #	DEVICE VARIABLE(S)	DEVICE CONSTANTS(S)	SYNTHESIZED PERFORMANCE *	
			GAIN (G)	SPECIFICATION(S)
D <sub>1</sub> (INPUT TRANSISTOR)	LENGTH & WIDTH			
D <sub>2</sub> (INPUT TRANSISTOR)				
D <sub>3</sub> (INPUT TRANSISTOR)				
D <sub>4</sub> (RESISTOR)	RESISTANCE	LENGTH & WIDTH		
D <sub>5</sub> (CAPACITOR)	CAPACITANCE			
D <sub>6</sub> (RESISTOR)				
D <sub>7</sub> (CAPACITOR)				
D <sub>8</sub> (RESISTOR)	RESISTANCE			

A

TO FROM A-A

Inventors: HONGZHOU LIU et al.

"METHOD AND APPARATUS FOR QUANTIFYING TRADEOFFS FOR MULTIPLE COMPETING GOALS IN CIRCUIT DESIGN"

Attorney Docket No.: 2879-030565 Application No. 10/652,018

3  
—  
10

FIG. 2

TO FROM A-A		A	
D9 (RESISTOR)	II	SETTLING TIME (ST)	POWER (USAGE) (P)
D10 (RESISTOR)	II	LENGTH & WIDTH	ESTIMATED TOTAL AREA (ETA)
D11 (OUTPUT TRANSISTOR)	II	AREA	AREA
D12 (OUTPUT TRANSISTOR)	II	AREA	AREA

\* PERFORMANCE SPECIFICATIONS TO BE COMPARED  
TO CIRCUIT PERFORMANCES DETERMINED BY A  
CIRCUIT SYNTHESIZER

Inventors: HONGZHOU LIU et al.

"METHOD AND APPARATUS FOR QUANTIFYING TRADEOFFS FOR MULTIPLE COMPETING GOALS IN CIRCUIT DESIGN"

Attorney Docket No.: 2879-030565 Application No. 10/652,018

FIG. 3

4  
—  
10

SYNTHESIZED  
DESIGN POPULATION

DESIGN POINT	CIRCUIT TOPOLOGY	PERFORMANCE(S)	ORIGINAL COST	DOMINATION COST	TRADEOFF COST	RELATIVE EFFICIENCY	RE DPI
DPI	T <sub>DPI</sub>	G <sub>P</sub> -DPI SR P-DPI • ETAP-DPI	0C <sub>DPI</sub>	DC <sub>DPI</sub>	TC <sub>DPI</sub>		
DP5	T <sub>DP5</sub>	G <sub>P</sub> -DP5 SR P-DP5 • ETAP-DP5	0C <sub>DP5</sub>	DC <sub>DP5</sub>	TC <sub>DP5</sub>		RE <sub>DP5</sub>
DP7	T <sub>DP7</sub>	G <sub>P</sub> -DP7 SR P-DP7 • ETAP-DP7	0C <sub>DP7</sub>	DC <sub>DP7</sub>	TC <sub>DP7</sub>		RE <sub>DP7</sub>
DPX	T <sub>DPX</sub>	G <sub>P</sub> -DPX SR P-DPX • ETAP-DPX	0C <sub>DPX</sub>	DC <sub>DPX</sub>	TC <sub>DPX</sub>		RE <sub>DPX</sub>

5/10




FIG. 4




FIG. 5

Inventors: HONGZHOU LIU et al.

"METHOD AND APPARATUS FOR QUANTIFYING TRADEOFFS FOR MULTIPLE COMPETING GOALS IN CIRCUIT DESIGN"

Attorney Docket No.: 2879-030565 Application No. 10/652,018

6/10





FIG. 6



● = DESIGN POINTS WITH LOWEST TRADEOFF COST

○ = NEW DESIGN POINTS GENERATED FROM DESIGN POINTS WITH LOWEST TRADEOFF COSTS

FIG. 7

8/  
10

LAYOUT PERFORMANCE SPECIFICATIONS *	14
GAIN (G)	
SLEW RATE (SR)	
UNITY GAIN FREQ. (UGF)	
INPUT OFFSET (IO)	
PHASE MARGIN (PM)	
SETTLING TIME (ST)	
POWER (USAGE) (P)	
ACTUAL TOTAL AREA (ATA)	
YIELD ESTIMATE (YE)	
DESIGN RULE COMPLIANCE (DRC)	

\* PERFORMANCE SPECIFICATIONS TO BE COMPARED  
TO CIRCUIT PERFORMANCES DETERMINED BY A  
CIRCUIT SIMULATOR.

FIG. 8

Inventors: HONGZHOU LIU et al.

"METHOD AND APPARATUS FOR QUANTIFYING TRADEOFFS FOR MULTIPLE COMPETING GOALS IN CIRCUIT DESIGN"

Attorney Docket No.: 2879-030565 Application No. 10/652,018


FIG. 9

9  
—  
10

LAYOUT DESIGN POPULATION

16

LAYOUT DESIGN POINT	CIRCUIT LAYOUT	PERFORMANCE(S)	ORIGINAL DOMINATION COST	TRADEOFF COST	RELATIVE EFFICIENCY
LDP1	L <sub>LDP1</sub>	G <sub>P</sub> -LDP1 SRP-LDP1 ⋮ DRC <sub>P</sub> -LDP1	0C <sub>LDP1</sub>	DC <sub>LDP1</sub>	TC <sub>LDP1</sub>
LDP5	L <sub>LDP5</sub>	G <sub>P</sub> -LDP5 SRP-LDP5 ⋮ DRC <sub>P</sub> -LDP5	0C <sub>LDP5</sub>	DC <sub>LDP5</sub>	TC <sub>LDP5</sub>
LDP7	L <sub>LDP7</sub>	G <sub>P</sub> -LDP7 SRP-LDP7 ⋮ DRC <sub>P</sub> -LDP7	0C <sub>LDP7</sub>	DC <sub>LDP7</sub>	TC <sub>LDP7</sub>
⋮	⋮	⋮	⋮	⋮	⋮
LDPX	L <sub>LDPX</sub>	G <sub>P</sub> -LDPX SRP-LDPX ⋮ DRC <sub>P</sub> -LDPX	0C <sub>LDPX</sub>	DC <sub>LDPX</sub>	TC <sub>LDPX</sub>
⋮	⋮	⋮	⋮	⋮	⋮



- = LAYOUT DESIGN POINT GENERATED FROM DESIGN POINTS WITH LOWEST TRADEOFF COST
- = NEW LAYOUT DESIGN POINT GENERATED FROM LAYOUT DESIGN POINTS GENERATED FROM DESIGN POINTS WITH LOWEST TRADEOFF COSTS

FIG. 10